




160,98

155,99

141,11

100,00

UltraZohm

UltraZohm_DigitalVoltage
Revision: 3v10
Designer: T. Wendt
08/2021

Serial #
Serial #

FPGA and CPLD
must be configured
accordingly!



Input
Output

24-29
16-23
8-15
0-7

ENABLE
PS_GPIO1
HARD

Jumpers (2)

15V PS (9)

LS 3V3 to 5V (1)

DIG_IO_3V3

MODE
TTL
CMOS

RS422 Receiver (3)
RS422 Transmitter (4)

DIG_IO_P

IO_N0

IO_P

Jumper to GND (9)

Termination N (7)

X2

X3

X3